

# 18-742


## Lecture 25

### Multithreading

Spring 2005

Prof. Babak Falsafi

<http://www.ece.cmu.edu/~ece742>



Slides developed in part by Prof. Falsafi from Mukherjee from Intel.

## What & Why of Multithreading

### What?

- Run multiple threads on the same core

### Why?

- Key hardware resources are often idle for a single thread
- Large variability in IPC across threads
- E.g., desktop 2-4 IPC for 8-way, OLTP 0.4 IPC for 8-way

### How?

- Multiple thread contexts
  - » Architectural: PC, SP, reg file
  - » Microarchitectural: Fetch, LSQ, ROB

## Core Sharing

---

### Time sharing:

- Run one thread
- On a long-latency operation (e.g., cache miss), switch
- Also known as “switch-on-miss” multithreading

### Space sharing:

- Across pipeline depth
  - » Fetch and issue each cycle form a different thread
- Both across pipeline width and depth
  - » Fetch and issue each cycle from from multiple threads
  - » Policy to decide which to fetch gets complicated
  - » Also known as “simultaneous” multithreading
  - » E.g., Alpha 21464, IBM POWER5

## Alpha 21264 Microprocessor

---


### • Architectural Features

- First “Out-of-Order” Alpha
- Four-wide superscalar
- ...

### • Performance

- World’s Fastest Microprocessor ([www.spec.org](http://www.spec.org), 11/17/99)
- 39 SPECINT95, 68 SPECFP95 @ 700 Mhz
  - » Intel Pentium III @ 733 Mhz delivers 36 SPECINT95, 30 SPECFP95

## Alpha Microprocessor Overview



(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

5

## Alpha 21464 Goals

- **Leadership single thread performance**
  - Higher operating frequency / better technology
  - New microarchitecture
  - Integrated memory interface (like 21364)
- **Leadership multiprocessor performance**
  - Simultaneous Multithreading (with minimal change/cost)
  - Integrated system / multiprocessor interface (like 21364)

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

6

## Alpha 21464 Technology Overview

---

- **Leading edge process technology – 1.2-2.0GHz**
  - 0.125 $\mu$ m CMOS
  - SOI-compatible
  - Cu interconnect
  - low-k dielectrics
- **Chip characteristics**
  - ~1.2V Vdd
  - ~250 Million transistors

(C) 2005 Babak Falsafi from Adve, Falsafi,  
Hill, Lebeck, Reinhardt, Smith & Singh

18-742

7

## Alpha 21464 Architecture Overview

---


- **Enhanced out-of-order execution**
- **8-wide superscalar**
- **Large on-chip L2 cache**
- **Direct RAMBUS interface**
- **On-chip router for system interconnect**
- **Glueless, directory-based, ccNUMA**
  - for up to 512-way multiprocessing
- **4-way simultaneous multithreading (SMT)**

(C) 2005 Babak Falsafi from Adve, Falsafi,  
Hill, Lebeck, Reinhardt, Smith & Singh

18-742

8

## Instruction Issue




Reduced function unit utilization due to dependencies

(C) 2005 Babak Falsafi from Adve, Falsafi,  
Hill, Lebeck, Reinhardt, Smith & Singh

18-742

9

## Superscalar Issue




Superscalar leads to more performance, but lower utilization

(C) 2005 Babak Falsafi from Adve, Falsafi,  
Hill, Lebeck, Reinhardt, Smith & Singh

18-742

10

## Predicated Issue




Adds to function unit utilization, but results are thrown away

(C) 2005 Babak Falsafi from Adve, Falsafi,  
Hill, Lebeck, Reinhardt, Smith & Singh

18-742

11

## Chip Multiprocessor




Limited utilization when only running one thread

(C) 2005 Babak Falsafi from Adve, Falsafi,  
Hill, Lebeck, Reinhardt, Smith & Singh

18-742

12

## Fine Grained Multithreading




Intra-thread dependencies still limit performance

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

13

## Simultaneous Multithreading




Maximum utilization of function units by independent operations

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

14

## Basic Out-of-order Pipeline




(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

15

## SMT Pipeline



(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

16



## Changes for SMT


- **Basic pipeline – unchanged**
- **Replicated resources**
  - Program counters
  - Register maps
- **Shared resources**
  - Register file (size increased)
  - Instruction queue
  - First and second level caches
  - Translation buffers
  - Branch predictor

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

17

## Multiprogrammed workload




(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

18

## Decomposed SPEC95 Applications




(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

19

## Multithreaded Applications



(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

20

## Scaling Processor Performance

---

### Increasing number of transistors

#### Need designs to:

1. Extract parallelism
2. Avoid program modification
3. Allow for clock scalability

#### Simultaneous Multithreading

- Single wide-issue out-of-order pipe
- Runs "explicitly-parallel" threads together
- Shared pipeline resources
- E.g., Pentium 4, Alpha 21464, Power 5

But,

want to run sequential programs faster!

## Solution: Speculative Threading on SMT

---

Peel off candidate code blocks

Execute them speculatively

→ Enforce sequential execution

But,

Speculative threads  $\neq$  SMT threads!

Must control pipeline resource sharing

## Implicitly-Multithreaded processors [Park et al., ISCA'03]

---

- **Speculative threading on SMT**
- **Compiler-specified threads (Multiscalar)**
- **Hardware speculation + verification**
- **3 uArch optimizations to throttle sharing**

**Speedup over superscalar by 20%-29%**

## IMT Architecture

---

### Compiler


- **Selects candidate threads**
- **Provides register + control information**

### Hardware

- **Control Dependence**
- **Register communication**
- **Memory disambiguation**

**Compiler + Hardware integration**

## Speculative Threading on SMT



(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

25

## IMT Hardware

### Control Dependence

- Uses compiler information
- Minor change on branch prediction

### Register communication

- Uses compiler information
- Leverages conventional renaming

### Memory disambiguation

- Searches across ld/st queues


**Naïve-IMT (N-IMT) → Minor mods to SMT**

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

26

## IMT Modification over SMT



## What is wrong with N-IMT?

### Fetches & executes like SMT

1. **Uses ICOUNT fetch policy**
  - Makes threads compete for resources
2. **Maps single thread per context**
  - Underutilizes resources
3. **Incurs thread start-up delay**
  - Copying register rename tables

**Results in inefficient speculation!**

## Efficient Speculation: Optimized IMT

**O-IMT uses 3 uArch mechanisms:**

- 1. Resource- & Dep.-based fetch**  
→ Parallel fetch only from independent threads
- 2. Context multiplexing**  
→ Map multiple threads per context
- 3. Hide thread start-up overhead**  
(covered in the paper)

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

29

## Opt(1) Res.-Based Fetch: Example

N-IMT

Free Registers: 0

O-IMT

	Occupied Registers
Thread1	5 +10 +20
Thread2	5 +10
<del>Thread3</del>	<del>5 +10</del>
<del>Thread4</del>	<del>5 +10</del>

**Naïve resource allocation**

	Occupied Registers	Prealloc. Registers
Thread1	5 +10 +20	35
Thread2	5 +10	15
Thread3	5 +5	10
Thread4		

**Careful resource allocation**


(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

30


## Opt(1) Dep.-Based Fetch: Example

### N-IMT



**Ignores dependences**

### O-IMT



**Serializes dependences**

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

31

## R&D Fetch: Mechanism

**Two predictors:**

- 1. Resource predictor (DRP)**
  - Gauges resource availability
  - Avoids thread squash
- 2. Dependence predictor (ITDH)**
  - Gauges thread dependence
  - Avoids stalls

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

32



## Opt(2): Context Multiplexing

---

### Insufficient instruction overlap because

- Maps one thread to a context
- A few contexts (2-8) in SMT
- Small Multiscalar threads (15-20 inst/thread)
- Variable thread size (up to 100 insts)

**But,** [Hammond et al., ASPLOS98] [Vijaykumar et al., Micro98]

**Larger threads → higher squash overhead**

## Context Multiplexing: Mechanism

---

**Splits context resources dynamically**

**Assigns multiple threads/context**

**As many as allowed by resources:**

- Active list entries
- Ld/St queue entries

**Increases effective thread size dynamically!**

## Methodology: Detailed Simulation


IMT	Superscalar
<b>8 contexts</b> <b>128-entry active list,</b> <b>32-entry LSQ per context</b>	<b>1 context</b> <b>1024-entry active list,</b> <b>256-entry LSQ</b>
<b>IMT &amp; Superscalar</b>	
<b>356-entry register file INT/FP</b> <b>two fetch ports (multiple predictions for superscalar)</b> <b>8-way issue</b> <b>64-entry Issue queue</b>	

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

35

## Base System Comparison



**O-IMT better than N-IMT by 24%**

(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh

18-742

36

## Conclusions

---

### Proposed IMT

- Maps speculative threading on SMT
- N-IMT performs worse than superscalar
- Identify inefficiencies of N-IMT
- Propose 3 uArch optimizations

### Speedup over aggressive superscalar

→ On average 20% for INT, 29% for FP