





Shared Caches		
 Share low level caches among multiple processors Sharing L1 adds to latency, <i>unless</i> multithreaded processor Advantages 	5	
 Eliminates need for coherence protocol at shared level Reduces latency within sharing group Processors essentially prefetch for each other Can exploit working set sharing Increases utilization of cache bardware 		
 Disadvantages Higher bandwidth requirements Increased hit latency May be more complex design Lower effective capacity if working sets don't overlap 		
 Bottom Line Packaging has a lot to do with it As levels of integrations increase, there will be more sharing 		
(C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh 18-742		























































Outline		
Coherence Control Impleme	ntation	
Writebacks, Non-Atomicity,	& Serialization/Order	
Hierarchical Cache		
Split Buses		
Deadlock, Livelock, & Starva	ition	
Three Case Studies		
TLB Coherence		
• Virtual Cache Issues (C) 2005 Babak Falsafi from Adve, Falsafi, Hill, Lebeck, Reinhardt, Smith & Singh 18-742	32	













