

# Limits to Binary Logic Switch Scaling—A Gedanken Model

VICTOR V. ZHIRNOV, RALPH K. CAVIN, III, FELLOW, IEEE,  
JAMES A. HUTCHBY, SENIOR MEMBER, IEEE, AND GEORGE I. BOURIANOFF, MEMBER, IEEE

## Invited Paper

*In this paper we consider device scaling and speed limitations on irreversible von Neumann computing that are derived from the requirement of “least energy computation.” We consider computational systems whose material realizations utilize electrons and energy barriers to represent and manipulate their binary representations of state.*

**Keywords**—Closely packed devices, device scaling limits, digital integrated circuits, heat removal, nanotechnology, power consumption, tunneling.

## I. SCALING PROJECTIONS

The explosive growth of digital information processing systems over the past 30 years has been driven by rapid scaling, first of a variety of integrated circuit technologies, and, more recently, by accelerated scaling of CMOS technology. Driven to obtain greater system functionality on chip, scaling of MOS transistors performing as simple electronic switches has been at the heart of this revolution. However, CMOS scaling will likely become very difficult at and beyond the 22-nm node (9-nm physical gate length). Consequently, new approaches are emerging for realizing similar switches in a variety of nanoscale technologies, including molecular structures, carbon nanotubes, silicon and germanium nanowires, etc. This paper addresses the question of the minimum size of any irreversible logic device that represents discrete binary logic states based on

separation of a single charge for an arbitrary digital system executing the common von Neumann architecture.

There is a rich literature that offers perspectives on the limits of scaling [1]–[4], [11]. The question examined in this paper is: “What are the limits to the maximum speed, maximum density and minimum energy of a system of binary switches?” By using a simple physical model, we find that we are rapidly approaching the point where compromises are forced between device density and switching speed due to thermal constraints.

Two important parameters in the realization of digital systems are: 1) device switching time  $t$  and 2) integration density (number of binary switches per  $\text{cm}^2$ )  $n$ . Scaling has afforded continuous improvement in both of these parameters. As a result, the information throughput (e.g., the maximum number of binary transition per unit time  $B = n/t$ ) has grown exponentially with time. Unfortunately, since each binary transition requires energy  $E_{\text{bit}}$ , the total power dissipation growth is in proportion to the information throughput:  $P = BE_{\text{bit}}$ .

Thus, to reduce power dissipation without sacrificing information throughput,  $E_{\text{bit}}$  must be decreased. The well-known minimum limit for  $E_{\text{bit}}$  is given by the *Shannon–von Neumann–Landauer (SNL)* expression for smallest energy to process a bit

$$E_{\text{bit}} \geq E_{\text{SNL}} = k_B T \ln 2 = 0.017 \text{ eV} \quad (T = 300 \text{ K}), \quad (1a)$$

If we endeavor to construct a model for a computer operating at SNL limit at 300 K, the minimum size and switching time of binary switches can be estimated based on the Heisenberg Uncertainty relations

$$\Delta x \Delta p \geq \hbar \quad (1b)$$

$$\Delta E \Delta t \geq \hbar. \quad (1c)$$

Manuscript received November 2, 2002; revised May 19, 2003.

V. V. Zhirnov is with the Semiconductor Research Corporation, Research Triangle Park, NC 27709-2053 USA and also with North Carolina State University, Raleigh, NC 27695-7907 USA (e-mail: zhirnov@src.org).

R. K. Cavin, III and J. A. Hutchby are with the Semiconductor Research Corporation, Research Triangle Park, NC 27709-2053 USA (e-mail: cavin@src.org; hutchby@src.org).

G. I. Bourianoff is with the Semiconductor Research Corporation, Research Triangle Park, NC 27709-2053 USA and also with the Intel Corporation, Austin, TX 78746 USA (e-mail: george.i.bourianoff@intel.com).

Digital Object Identifier 10.1109/JPROC.2003.818324

From these equations, the minimum size  $x_{\min}$  of a scaled computational element or switch, which operates at  $E_{\text{SNL}}$  is

$$\begin{aligned} x_{\min} &= \frac{\hbar}{\Delta p} \\ &= \frac{\hbar}{\sqrt{2m_e E_{\text{bit}}}} \\ &= \frac{\hbar}{\sqrt{2m_e k_B T \ln 2}} \\ &= 1.5 \text{ nm} \quad (T = 300 \text{ K}). \end{aligned} \quad (2a)$$

This minimum size corresponds to a maximum integration density of switches

$$n_{\max} = \frac{1}{x_{\min}^2} = 4.7 \times 10^{13} \text{ devices/cm}^2. \quad (2b)$$

The minimum switching time of the gedanken least energy switch is estimated as

$$t_{\min} = \frac{\hbar}{\Delta E} = \frac{\hbar}{k_B T \ln 2} = 0.04 \text{ ps}. \quad (2c)$$

The power dissipation per unit area of this limit technology is given by


$$P = \frac{n_{\max} E_{\text{bit}}}{t_{\min}} = 3.7 \times 10^6 \text{ W/cm}^2. \quad (2d)$$

If we let  $E_{\text{bit}} = K^* E_{\text{SNL}}$ ,  $K > 1$ , then the feature size computed from (2a) will be smaller and the switching time will be faster, but unfortunately, the power per unit area at maximum packing density increases as  $K^3$ .

The 2001 International Technology Roadmap for Semiconductors (ITRS) calls for scaling of CMOS technology to the 22-nm node. This technology node specifies NMOS transistors with a physical gate length of 9 nm and a CMOS IC technology with a real gate density of  $1.5 \times 10^9$  – gates/cm<sup>2</sup> and power dissipation of 93 W/cm<sup>2</sup>. The minimum-scaled computational switch discussed above has a minimum size only a factor of six less than the minimum size of the 22-nm node NMOS transistor (physical gate length of 9 nm), but has a device density  $3 \times 10^4$  larger and a power density  $5 \times 10^4$  larger than end-of-ITRS projections.

The size and switching time bounds and (1) and (2) are derived without reference to a particular device structure. Conceptually, the representation of a binary element requires a material system with two physically distinguishable states defined by the location of electric charge. Operation of the switch requires one to conditionally change the state of the material system. The usual approach to meeting these requirements is to utilize an energy barrier manifested in the material separating the binary states of the switch.

According to the Heisenberg/SNL model, it appears that reduced energy operation would occur with cryogenic temperatures. However, as will be shown in Section III, computing below ambient temperature requires additional energy for cooling, and the combined energy for computation will be larger than for computation at  $T = 300$  K. In order to investigate the distinguishability and cryogenic



**Fig. 1.** Energy model for limiting device:  $w$  = width of left-hand well (LHW) and right-hand well (RHW);  $a$  = barrier width;  $E_b$  = barrier energy.

operation questions, a more precise physical device model is required, which is described in the next section.

## II. THE MODEL: A PHYSICAL SYSTEM AS A COMPUTING MEDIUM

Classical information processing technology always requires a physical carrier, usually electrons and holes. The first requirement to physical realization of any arbitrary switch is the creation of *distinguishable* states within a system of such material particles. The second requirement is the capability for a *conditional* change of state. The properties of *distinguishability* and *conditional change of state* are two fundamental and essential properties of a material subsystem that represents binary information. These properties are usually obtained by creating *energy barriers* in a material system.

To that end, we consider a simple device consisting of two wells separated by a finite potential barrier, shown in Fig. 1. This device or switch has two stable states. Control of the switch operation (e.g., changing the electron position from one well to the other) is effected either by supplying the electron additional energy or, equivalently, by reducing the barrier energy, denoted by  $E_b$ . We assume that in the “on-state” the electron can move “freely” from one well to the other. However, in the “off-state” with the two wells separated by an energy barrier  $E_b$ , ideally there should be no movement of the electron between the wells. In real systems, there always is some probability ( $\Pi_{\text{err}}$ ) of spontaneous transitions between the wells, and here we elaborate on the concept of *distinguishability*. The location of the electron is said to be “distinguishable” if there is a very low probability of spontaneous transition to the alternate well. If, on the other hand, for the electron in a given state (well), the probability of spontaneous transition to the alternate state (well) is equal to 0.5, we say that distinguishability is lost. Thus, in the “off-state,”  $\Pi_{\text{err}} = 0$  for an ideal, perfectly distinguishable switch state, and  $\Pi_{\text{err}} = 0.5$  for indistinguishable states. In “on-state,” the probability of transition  $P_{\text{on}} = 1$ .

We believe that the two-well, one-barrier model is a valid abstraction for electron transport switching devices. For example, the field-effect transistor (FET) can be thought of as consisting of two wells (source and drain) separated by a barrier (channel).

In this paper, we consider implications for device design at the highest levels of integration density and lowest levels of energy consumption. To a first approximation, the size of a switch is greater than  $a$ , while energy per switching operation is given by the barrier height  $E_b$ . The electron can spontaneously change state either due to classic overbarrier or quantum mechanical tunneling transitions. If the barrier width is large enough, only overbarrier transitions play a role, and the probability of such classic transitions is

$$\Pi_{\text{classic}} = \exp\left(-\frac{E_b}{k_B T}\right). \quad (3)$$

Solving (3) for  $\Pi_{\text{classic}} = 0.5$ , when distinguishability is completely lost, one obtains  $E_b = k_B T \ln 2$ , which is the well-known SNL energy limit per switch operation.

With respect to highest integration densities, when  $a$  is small, we argue that the Heisenberg Uncertainty relations give the limits of distinguishability. Consider again a “two-well” bit in Fig. 1. How close could the wells be to each other and still remain distinguishable? As is known from quantum mechanics, a particle can pass (tunnel) through a barrier of finite width even if the particle energy is less than the barrier height  $E_b$ . A simple analytical form of tunneling probability through a rectangular barrier is given by the Wentzel–Kramers–Brillouin (WKB) approximation [5]

$$\Pi_{\text{quantum}} = \exp\left(-\frac{2\sqrt{2m}}{\hbar} a \sqrt{E_b}\right). \quad (4)$$

Equation (4) also emphasizes the parameters controlling the tunneling process. They are the *barrier height*  $E_b$  and *width*  $a$  as well as the *effective mass*  $m$ . If separation between two wells  $a$  is less than the Heisenberg limit, the structure of Fig. 1 cannot represent a bit of information.

The total probability of spontaneous transitions is given by


$$\begin{aligned} \Pi_{\text{error}} &= \Pi_{\text{classic}} + \Pi_{\text{quantum}} - \Pi_{\text{classic}}\Pi_{\text{quantum}} \\ &= \exp\left(-\frac{E_b}{k_B T}\right) + \exp\left(-\frac{2\sqrt{2m}}{\hbar} a \sqrt{E_b}\right) \\ &\quad - \exp\left(-\frac{\hbar E_b + 2a k_B T \sqrt{2m E_b}}{\hbar k_B T}\right) \end{aligned} \quad (5)$$

from which an approximate solution for  $\Pi_{\text{error}} = 0.5$  is

$$E_b^{\text{min}} \approx k_B T \ln 2 + \frac{\hbar^2 (\ln 2)^2}{8ma^2}. \quad (6)$$

Solution of (6) gives a generalized value for minimum energy per switch operation at the limits of distinguishability that takes into account both classic and quantum transport phenomena. The plot given in Fig. 2 shows the numerical solution of (5) and its approximate analytical solution given by (6) for  $\Pi_{\text{error}} = 0.5$ . It is clearly seen that for  $a > 5$  nm, the expression  $E_b = k_B T \ln 2$  is a valid representation of minimum energy per switch operation, while for  $a < 5$  nm, the minimum switching energy can be considerably larger.

In order to change the state of a switch, the particle in a well should be provided additional energy to transition over the barrier. Alternatively, work needs to be done to reduce the



**Fig. 2.** Minimum energy per switch operation as a function of minimum switch size.

**Table 1**  
Energy Barrier Height ( $E_b$ ) and Width ( $a$ ), Switching Time ( $t_{\text{min}}$ ), Error Probability ( $\Pi_{\text{error}}$ ), and Dense-Packed Circuit Power Density ( $P$ ) of an “Ultimate Switch”

$E_b$ (eV)	$a$ (nm)	$t_{\text{min}}$ (ps)	$\Pi_{\text{error}}$ (%)	$P$ (W/cm <sup>2</sup> )
$k_B T \ln 2$	1.5	0.04	56	$3.7 \times 10^6$
$k_B T$	0.9	0.025	50	$1.1 \times 10^7$
$10k_B T$	0.13	0.0025	50	$9.1 \times 10^{10}$

height or width of the barrier. If the process is irreversible, this energy is converted into heat. For a given value of  $E_{\text{bit}}$ , we can use (2) and (6) to develop data relating the energy barrier height and width ( $a$ ), switching time ( $t_{\text{min}}$ ), error probability ( $\Pi_{\text{error}}$ ), and power density ( $P$ ) as displayed in Table 1.

Note that the SNL value for minimum switching energy ( $E_{\text{SNL}} = k_B T \ln 2$ ) underestimates the minimum switching energy required to operate the device. Due to tunneling, the error probabilities would always exceed 50% if the barrier height was set at  $k_B T \ln 2$ .

In fact, we can develop a device design constraint from the above arguments.

Suppose that there are  $n$  devices in a unit area  $A$  operating at a switching frequency  $f$ . Let  $P_{\text{max}}$  denote maximum thermal power that can be removed from the chip per unit area. Then

$$P_{\text{max}} \approx n E_b f \geq \frac{n f}{A} \left[ k_B T \ln 2 + \frac{(\ln 2)^2 \hbar^2}{8ma^2} \right] \quad (7)$$

and tradeoffs between  $a$  and  $f$  are implied by the physical limit on heat removal capability.

As can be seen from Table 1, even “least energy computation” at SNL limit results in extremely high heat generation. However, for practical purposes,  $E_b$  must be much larger than  $E_{\text{SNL}}$ . If not, there is high static standby power dissipation, and a very high rate of false bit occurrences generated by thermal fluctuations (the latter problem was recently analyzed in [12]).

### III. LIMITS OF HEAT REMOVAL

The energy density bound of 5–10 MW/cm<sup>2</sup> obtained in this paper by invoking the Heisenberg Principle and distin-

guishability concept (see Table 1) is an astronomic number. By comparison, the power density of a light bulb filament is about  $100 \text{ W/cm}^2$ , and the power density of the surface of the sun is roughly  $6000 \text{ W/cm}^2$ . Clearly, scaling for maximum component densities depends on the maximum rate at which thermal energy can be removed from a solid. It is recognized that heat can only be removed from systems at some finite rate [4]; however, quantitative estimates of fundamental limits for heat removal from a heterogeneous solid system at moderate temperature gradients to the ambient are difficult to obtain because there exist several different heat removal mechanisms and because of the complex geometry of a packaged chip. Although fundamental limit estimates for heat removal capacity are beyond the scope of the paper, we outline a few basic thermal considerations below.

Any heat removal process implies the presence of a reservoir with an infinite heat capacitance, i.e.,  $T_a = \text{const}$ , in which all heat ultimately flows. We take  $T_a = 300 \text{ K}$ .

Newton's Law of Cooling is another governing principle for heat removal, i.e.

$$Q = H(T_{\text{dev}} - T_a) \quad (8)$$

where  $T_{\text{dev}}$  is the device temperature during operation, and  $H$  is the heat transfer coefficient. Note that (8) indicates the rate of heat removal is directly proportional to the difference between the ambient and the device temperature and requires that  $T_{\text{dev}} > T_a = 300 \text{ K}$ . The maximum temperature of silicon integrated circuits is estimated to be about  $400 \text{ K}$  ( $125 \text{ }^\circ\text{C}$  [6]); thus,  $300 \text{ K} < T_{\text{dev}} < 400 \text{ K}$ .

#### A. Heat Removal at $T_{\text{dev}} > T_a$

The coefficient  $H$  in (8) varies significantly depending upon the cooling method chosen. The maximum values of  $H$  are limited by material constants such as specific heat, thermal conductivity, viscosity, etc. Highest values of  $H$  for  $T_{\text{dev}} < 400 \text{ K}$  can be achieved by using liquid forced convection and phase change/boiling [7]. Additional increase of the heat removal rate can be achieved by creating extended surface area [7]. In [8], it was estimated that the ultimate limit for heat removal from silicon surface at  $T_{\text{max}} < 400 \text{ K}$  is about  $1000 \text{ W/cm}^2$  by convective cooling. A similar heat removal capacity was estimated for phase change [7] and thermoelectric cooling [9]. Experimentally,  $790 \text{ W/cm}^2$  was demonstrated by forced water convection cooling of a uniformly heated Si substrate with embedded microchannels [8]. In information-processing systems the upper limit of heat removal is somewhat lower, due to concentration of heat sources in local areas of the system. If known cooling methods are employed, it appears that that heat removal capacity of *several hundred*  $\text{W/cm}^2$  represents a practically achievable limit for a two-dimensional structure. Note that ITRS projects  $93 \text{ W/cm}^2$  for the year 2016, and this number is in the "no known solution" category.

(A similar analysis can be offered for heat removal capacities for a three-dimensional solid system, where the theoretical heat removal rates can be as high as  $10 \text{ kW/cm}^2$  [10].




Fig. 3. The total energy per bit operation for room temperature and cryogenic operations of a nanoelectronic switch.

However, this is offset by much higher volumetric heat generation by the electronic components.)

#### B. Heat Removal at $T_{\text{dev}} < T_a$

Another alternative is to remove the heat generated by the device by refrigeration. In this case, Carnot's Theorem gives the maximum efficiency for an ideal machine for forced heat removal

$$W_{\text{cool}} = \frac{T_a - T_{\text{device}}}{T_{\text{device}}} Q \quad (9)$$

where  $Q$  is the heat removed and  $W_{\text{cool}}$  is the work required to remove the heat. Since energy is consumed by refrigeration, one must consider the total energy consumed by both device operation and the refrigeration system

$$\begin{aligned} E_{\text{bit}}^{\text{total}} &= E_{\text{bit}} + \frac{T_a - T_{\text{dev}}}{T_{\text{dev}}} E_{\text{bit}} \\ &= \frac{T_a}{T_{\text{dev}}} E_{\text{bit}} \\ &= \frac{T_a}{T_{\text{dev}}} \left[ k_B T_{\text{dev}} \ln 2 + \frac{\hbar^2 (\ln 2)^2}{8ma^2} \right] \\ &= k_B T_a \ln 2 + \frac{T_a}{T_{\text{dev}}} \frac{\hbar^2 (\ln 2)^2}{8ma^2}. \end{aligned} \quad (10)$$

Note from Fig. 3 that for nanodevice cryogenic operation, the total energy per bit increases dramatically relative to the total energy per bit required at room temperature. This increased dissipation is ultimately due to the temperature independence of the second term on the right side of (10) that arises from tunneling considerations.

#### IV. REALITY CHECK: COMPARISON WITH THE 2001 ITRS

Present day and projected silicon integrated circuits differ from the above model in several respects. First, the packing density is less than  $1/a^2$ , since the effective size of FET switch  $l$  is larger than the channel length  $a$  (in practice,  $l = 10 - 15 a$ ). Second, in integrated circuits, there exist many layers of interconnects that dissipate energy and also require some floorspace. It is well known that the minimum energy

**Table 2**

Comparison of the Results of This Analysis With Data Projected for CMOS Technology Projected for End-of-the-ITRS 22-nm Node MOSFETS for 2016 in the 2001 ITRS

Intergration density (transistors/cm <sup>2</sup> )	This analysis ( $n_{\max} = \frac{1}{x_{\min}^2}$ )	4.7 x10 <sup>13</sup>
	2016 ITRS 22-nm Node ( $n_{2016}$ )	2.9 x10 <sup>9</sup>
Switching Time (fs)	This Analysis ( $t_{\min} = \frac{\hbar}{\Delta E}$ )	40
	2016 ITRS 22-nm Node ( $t_{2016} = CV/I$ )	150
Power Density (W/cm <sup>2</sup> )	This Analysis ( $P_{\max} = \frac{n_{\max} kT \ln 2}{t_{\min}}$ )	3.7x10 <sup>6</sup>
	2016 ITRS 22-nm Node	93
Normalized <sup>1</sup> Power Density(W/cm <sup>2</sup> )	( $P_{2016} = P_{\max} \times \frac{n_{2016}}{n_{\max}} \times \frac{t_{\min}}{t_{2016}}$ )	61

<sup>1</sup>Normalized to the density and switching time of the ITRS projections for 2016 [6]

dissipated by interconnects for successful signal transmission is also  $k_B T \ln 2 / \text{bit}$ . Therefore, taking into account that a part of chip area is occupied by interconnect does not substantially change estimate for minimum power.

Third, not all switches in the circuit change their state simultaneously; in other words, the activity factor is less than 100%.

Table 2 compares the results of the gedanken switch analysis with data projected for CMOS technology at the 2001 ITRS 22-nm node (2016) MOSFETs [5]. The table shows that if we scale the gedanken switch to a comparable density and speed to that of the end of the ITRS switch, the power dissipation per unit area is remarkably similar.

This comparison suggests two conclusions. First, any binary switch, operating at lower bound of energy, and in a maximum density configuration, fundamentally is limited in size to a critical dimension of  $\sim 1$  nm (see (2a) and Table 1). This critical dimension is less than  $10\times$  smaller than the critical dimension (9 nm) of an end-of-the-roadmap MOSFET.

Second, it is clear from the above analysis that scaling for binary switches, packed to maximum density, is ultimately limited by the system capability to remove heat. Even if we make an overoptimistic assumption that the devices operate at the SNL minimum energy limit, we can see than the benefits of scaling begin to erode as features' sizes approach those projected by the end of ITRS. This means that the simultaneous gains in packing density and speed of operation will eventually be replaced by a tradeoff between packing density and speed in order to satisfy heat removal constraints.

## V. SUMMARY AND IMPLICATIONS

The 30-year-long trend in microelectronics has been to increase *both* speed *and* density by scaling of device components (e.g., CMOS switch). However, this trend will end as we approach the energy barrier due to limits of heat removal capacity. For nanoelectronics, this result implies that an increase in device density will require a sacrifice, due to power consideration, in operational speed, and vice versa. Thus, it appears that we are entering a regime where tradeoffs are required between speed and density, quite in contrast to the traditional simultaneous benefits in speed and density from conventional scaling.

Sometimes it is argued that enhanced processing speed at the algorithm level can be obtained via parallel execution, thus reducing the need for high-speed components. Indeed, in some cases, parallel execution can result in faster execution of a particular algorithm applied to a particular problem. In these cases, speedup in algorithm performance often is proportional to the number of additional elements utilized. Further, these additional computational elements usually are exercised at their limits of performance with high rate of component utilization. Consequently, the same fundamental limits on device size and speed, discussed above, remain operative.

We believe that in the next ten years, the impact of nanoelectronics research will be seen primarily through improvements in the evolution of the CMOS technology platform that will continue to advance along the lines prescribed by ITRS 2001. For example, new materials and processes are needed to reduce the gate and channel leakage problems associated with device scaling, and nonclassical MOSFET structures may be required to sustain scaling to and beyond the 22-nm technology node. Exotic structures, such as carbon nanotubes, may find their way into CMOS applications, not so much driven by acceleration of the scaling cadence, but more likely to enhance the performance of CMOS devices, or perhaps to simplify fabrication. The gedanken model above suggests that even if entirely different electron transport devices are invented for digital logic, their scaling for density and performance may not go much beyond the ultimate limits obtainable with CMOS technology, due primarily to limits on heat removal capacity. We think that this suggests that research to extend the benefits of scaling beyond the ITRS horizon should examine alternate physical mechanisms for device operation. All forms of information processing technology would significantly benefit from advances in heat removal technology.

## REFERENCES

- [1] C. Mead and L. Conway, Eds., *Introduction to VLSI Systems*. Reading, MA: Addison-Wesley, 1980.
- [2] R. T. Bate, "Quantum-mechanical limitations on device performance," in *VLSI Electronics*, N. G. Einspruch, Ed. New York: Academic, 1982, vol. 5.
- [3] R. W. Keyes, Ed., *The Physics of VLSI Systems*. Reading, MA: Addison-Wesley, 1987.

- [4] R. W. Keyes, "Fundamental limits in physical information processing," *Proc. IEEE*, vol. 69, no. 2, pp. 267–268, 1981.
- [5] A. P. French and E. F. Taylor, Eds., *An Introduction to Quantum Physics*. New York: Norton, 1978.
- [6] Semiconductor Industry Association (SIA), *International Technology Roadmap for Semiconductors*, International SEMATECH, Austin, TX, 2001.
- [7] I. Mudawar, "Assessment of high-heat-flux thermal management schemes," *IEEE Trans. Comp. Packag. Technol.*, vol. 24, pp. 122–141, June 2001.
- [8] D. B. Tuckerman and R. F. W. Pease, "High-performance heat sinking for VLSI," *IEEE Electron Device Lett.*, vol. EDL-2, pp. 126–129, May 1981.
- [9] C. LaBounty, A. Shakouri, and J. E. Bowers, "Design and characterization of thin film microcoolers," *J. Appl. Phys.*, vol. 89, no. 7, pp. 4059–4064, Apr. 2001.
- [10] H. M. Ozaktas, H. Oksuzoglu, R. F. W. Pease, and J. W. Goodman, "Effect of heat removal requirements in three-dimensional systems," *Int. J. Electron.*, vol. 73, no. 6, pp. 1227–1232, 1992.
- [11] K. K. Likharev, "Classical and quantum limitations on energy-consumption in computation," *Int. J. Theor. Phys.*, vol. 21, pp. 311–325, 1982.
- [12] L. B. Kish, "End of Moore's law: thermal (noise) death of integration in micro and nano electronics," *Phys. Lett. A*, vol. 305, pp. 144–149, 2002.



**Victor V. Zhirnov** received the M.S. degree in applied physics from the Ural Polytechnic Institute, Ekaterinburg, Russia, in 1989 and the Ph.D. degree in solid state electronics from the Institute of Physics and Technology, Moscow, Russia, in 1992.

From 1992 to 1998, he was a Senior Scientist at the Institute of Crystallography, Russian Academy of Science, Moscow. Since 1998, he has been a Research Associate Professor at North Carolina State University, Raleigh, and

a Research Scientist at Semiconductor Research Corporation, Research Triangle Park, NC. He has authored and coauthored over 80 technical papers. His research interests include properties of nanomaterials, vacuum microelectronics, and nanoelectronics.



**Ralph K. Cavin, III** (Fellow, IEEE) was born in Natchez, MS. He received the B.S. and M.S. degrees in electrical engineering from Mississippi State University, Mississippi State, in 1961 and 1962, respectively, and the Ph.D. degree in electrical engineering from Auburn University, Auburn, AL, in 1968.

From 1962 to 1965, he was a Senior Engineer at the Martin-Marietta Company, Orlando, FL. At Martin, he was involved in the design and manufacture of missile guidance and control systems.

From 1968 to 1983, he was on faculty of the Department of Electrical Engineering, Texas A&M University, College Station, where he obtained the rank of Full Professor and was also Assistant Head for Research. From 1983 to 1989, he was Director of Design Sciences research programs with the Semiconductor Research Corporation, Research Triangle Park, NC. From 1989 to 1994, he was Head of the Department of Electrical and Computer Engineering, North Carolina State University, Raleigh, and was Dean of Engineering at North Carolina State from 1994 to 1995. He is currently Vice President for Research Operations at the Semiconductor Research Corporation. He has authored or coauthored over 100 refereed technical papers and contributions to books. His research interests span VLSI circuit design, computer-aided design of microelectronic systems, control theory with applications to semiconductor manufacturing, and applications of computing and telecommunications to engineering education.


Dr. Cavin is a member of the Board of Directors of the International Engineering Consortium and the IEEE Computer Advisory Board. He has participated actively in IEEE programs and has served as a consultant to a number of government, industrial, and academic institutions.



**James A. Hutchby** (Senior Member, IEEE) received the B.S. degree in electrical engineering from Auburn University, Auburn, AL, in 1964 and the M.S. and Ph.D. degrees in electrical engineering from North Carolina State University, Raleigh, in 1966 and 1969, respectively.

He was Director of the Center for Semiconductor Research with Research Triangle Institute, Research Triangle Park, NC. He is currently Director of Nanostructure and Integration Sciences with the Semiconductor Research Corporation, Research Triangle Park, NC. In this position, he is supporting university programs addressing advanced devices and technologies, packaging, and interconnect and factory science issues. He has published over 100 contributed and invited papers in scientific journals and conferences.

Dr. Hutchby has received the IEEE Third Millennium Medal. He was an elected member of the IEEE Electron Devices Society Advisory Committee for two terms. He is currently chair of the IEEE Electron Device Society's Committee on VLSI Technology and Circuits. He has served as the General Chair and Technical Program Chair of numerous conferences, including the IEDM, GaAs IC Symposium, and the Workshop on Compound Semiconductor Materials and Devices. He has also served on the program committees in various capacities for the IEEE Cornell Advanced Microelectronics Conference, the International GaAs Manufacturing Technology Conference, and the IEEE Photovoltaics Conference.



**George I. Bourianoff** (Member, IEEE) received the B.S., M.S., and Ph.D. degrees in physics from the University of Texas, Austin, in 1965, 1966, and 1969, respectively.

He is a Senior Program Manager in the Strategic Research Group at Intel Corporation, Austin, TX, and is responsible for managing Intel's external semiconductor research program in universities and other research organizations. He is directly responsible for the external research programs in optoelectronics and advanced

devices. He also manages the Novel Device program at the Semiconductor Research Corporation, Research Triangle Park, NC. His current research interests are in quantum computing, optoelectronics and ferromagnetic semiconductors. He has over 65 publications spanning computational physics, hydrodynamics, plasma physics, beam physics, accelerator physics, and semiconductor device physics.